summaryrefslogtreecommitdiff
path: root/kernel/interrupts.c
blob: 81ad1c90620b1a0bab584df10ce00b5452159307 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
#include "interrupts.h"
#include "lib/int/stdint.h"
#include "x86.h"

#include "../lib/logger/log.h"	// logger facilities
#define FOOLOS_MODULE_NAME "interrupts"

void int_install_ir(int irq, uint16_t flags, uint16_t sel, void *addr);

// the interrupt descriptor table
static struct int_desc
{
    uint16_t addrLo;
    uint16_t sel;
    uint8_t zeros;
    uint8_t flags;
    uint16_t addrHi;

} idt[INT_MAX];

// interrupt descriptor table descriptor
static struct idt_desc
{
    uint16_t size;
    uint16_t baseLo;
    uint16_t baseHi;

} idtd;


void int_def_handler()
{
    X86_IRQ_BEGIN

    panic(FOOLOS_MODULE_NAME,"Unexpected Interrupt occured");   

    X86_IRQ_END
}

void show_error(uint32_t err)
{
   log(FOOLOS_MODULE_NAME,FOOLOS_LOG_INFO,"interrupt error code:  0x%08x",err);
   log(FOOLOS_MODULE_NAME,FOOLOS_LOG_INFO,"External Event: %x",err&0b001);
   log(FOOLOS_MODULE_NAME,FOOLOS_LOG_INFO,"Location: %x",err&0b110);
   log(FOOLOS_MODULE_NAME,FOOLOS_LOG_INFO,"Selector: %x",err&0b1111111111111000);
}

void int_irq0(){ X86_IRQ_BEGIN  panic(FOOLOS_MODULE_NAME,"Divide by 0");   X86_IRQ_END }
void int_irq1(){ X86_IRQ_BEGIN  panic(FOOLOS_MODULE_NAME,"Single step (debugger)");   X86_IRQ_END }
void int_irq2(){ X86_IRQ_BEGIN  panic(FOOLOS_MODULE_NAME,"Non Maskable Interrupt");   X86_IRQ_END }
void int_irq3(){ X86_IRQ_BEGIN  panic(FOOLOS_MODULE_NAME,"Breakpoint (debugger)");   X86_IRQ_END }
void int_irq4(){ X86_IRQ_BEGIN  panic(FOOLOS_MODULE_NAME,"Overflow");   X86_IRQ_END }
void int_irq5(){ X86_IRQ_BEGIN  panic(FOOLOS_MODULE_NAME,"Bounds check");   X86_IRQ_END }
void int_irq6(){ X86_IRQ_BEGIN  panic(FOOLOS_MODULE_NAME,"Undefined OP Code");   X86_IRQ_END }
void int_irq7(){ X86_IRQ_BEGIN  panic(FOOLOS_MODULE_NAME,"No coprocessor");   X86_IRQ_END }
void int_irq8(){ X86_IRQ_BEGIN  panic(FOOLOS_MODULE_NAME,"Double Fault");   X86_IRQ_END }
void int_irq9(){ X86_IRQ_BEGIN  panic(FOOLOS_MODULE_NAME,"Coprocessor Segment Overrun");   X86_IRQ_END }
void int_irq10(){ X86_IRQ_BEGIN  panic(FOOLOS_MODULE_NAME,"Invalid TSS");   X86_IRQ_END }
void int_irq11(){ X86_IRQ_BEGIN  panic(FOOLOS_MODULE_NAME,"Segment Not Present");   X86_IRQ_END }
void int_irq12(){ X86_IRQ_BEGIN  panic(FOOLOS_MODULE_NAME,"Stack Segment Overrun");   X86_IRQ_END }

void int_irq13()
{
    X86_IRQ_BEGIN  
     
    uint32_t err;
    asm("pop %eax");  // get Error Code
    asm ("mov %%eax, %0":"=r"(err));
    show_error(err);

    panic(FOOLOS_MODULE_NAME,"General Protection Fault");   

    X86_IRQ_END 
}

void int_irq14(){ X86_IRQ_BEGIN  panic(FOOLOS_MODULE_NAME,"Page Fault");   X86_IRQ_END }
void int_irq15(){ X86_IRQ_BEGIN  panic(FOOLOS_MODULE_NAME,"Unassigned");   X86_IRQ_END }
void int_irq16(){ X86_IRQ_BEGIN  panic(FOOLOS_MODULE_NAME,"Coprocessor error");   X86_IRQ_END }
void int_irq17(){ X86_IRQ_BEGIN  panic(FOOLOS_MODULE_NAME,"Alignment Check");   X86_IRQ_END }
void int_irq18(){ X86_IRQ_BEGIN  panic(FOOLOS_MODULE_NAME,"Machine Check");   X86_IRQ_END }

//set a handler for a specific interrupt
void int_install_ir(int irq, uint16_t flags, uint16_t sel, void *addr)
{

   uint64_t base=(uint64_t)&(*addr);

    idt[irq].addrLo = base & 0xffff;
    idt[irq].addrHi = (base >> 16) & 0xffff;
    idt[irq].zeros=0;
    idt[irq].flags=flags;
    idt[irq].sel=sel;

}

// set default handler for all interrupts for a start
void int_init(uint16_t sel)
{
    log(FOOLOS_MODULE_NAME,FOOLOS_LOG_INFO,"initializing. IDT: 0x%08x, IDTD: 0x%08X",&idt,&idtd);

    int i;
    for(i=0; i<INT_MAX; i++)
    {
	int_install_ir(i, 0b10001110, sel,&int_def_handler);
    }

    // exceptions
    int_install_ir(0, 0b10001110, 0x08,&int_irq0);
    int_install_ir(1, 0b10001110, 0x08,&int_irq1);
    int_install_ir(2, 0b10001110, 0x08,&int_irq2);
    int_install_ir(3, 0b10001110, 0x08,&int_irq3);
    int_install_ir(4, 0b10001110, 0x08,&int_irq4);
    int_install_ir(5, 0b10001110, 0x08,&int_irq5);
    int_install_ir(6, 0b10001110, 0x08,&int_irq6);
    int_install_ir(7, 0b10001110, 0x08,&int_irq7);
    int_install_ir(8, 0b10001110, 0x08,&int_irq8);
    int_install_ir(9, 0b10001110, 0x08,&int_irq9);
    int_install_ir(10, 0b10001110, 0x08,&int_irq10);
    int_install_ir(11, 0b10001110, 0x08,&int_irq11);
    int_install_ir(12, 0b10001110, 0x08,&int_irq12);
    int_install_ir(13, 0b10001110, 0x08,&int_irq13);
    int_install_ir(14, 0b10001110, 0x08,&int_irq14);
    int_install_ir(15, 0b10001110, 0x08,&int_irq15);
    int_install_ir(16, 0b10001110, 0x08,&int_irq16);
    int_install_ir(17, 0b10001110, 0x08,&int_irq17);
    int_install_ir(18, 0b10001110, 0x08,&int_irq18);

}

void int_install()
{

    idtd.size=sizeof(struct int_desc)*INT_MAX;

    uint32_t addr=&idt[0];
    idtd.baseHi=addr>>16;
    idtd.baseLo=0xffff&addr;

    __asm__("lidt %0"::"m" (idtd));
}