summaryrefslogtreecommitdiff
path: root/kernel/x86.c
blob: 7775ab72a91b1f8f4ef2de7b8b460eade30e4a59 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
#define FOOLOS_MODULE_NAME "x86"

#include "x86.h"
#include "lib/int/stdint.h"
#include "lib/logger/log.h"

extern volatile uint64_t task_system_clock; // from task.c

void sleep(int i)
{
    volatile uint64_t clock=task_system_clock;

//    while(clock+i>task_system_clock)
//    {
//	log(FOOLOS_MODULE_NAME,FOOLOS_LOG_INFO,"It is %d but I will sleep until %d...",task_system_clock,clock+i);
	for(int j=0;j<i;j++)asm("hlt");

  //  }
}

// disable interrupts
void x86_int_disable()
{
    __asm__("cli");
}

// enable interrupts
void x86_int_enable()
{
    __asm__("sti");
}

// get control registers (cr0-cr4)
uint32_t x86_get_cr0()
{
    uint32_t cr;
    asm volatile("mov %%cr0, %0": "=b"(cr));
    return cr;
}

uint32_t x86_get_cr1()
{
    uint32_t cr=0;
    
    // reading the reserved cr1 register results in crash.
    // (at least on emulators)
    // asm volatile("mov %%cr1, %0": "=b"(cr));
    
    return cr;
}

void x86_mov(uint8_t val)
{
}

uint32_t x86_get_cr2()
{
    uint32_t cr;
    asm volatile("mov %%cr2, %0": "=b"(cr));
    return cr;
}

uint32_t x86_get_cr3()
{
    uint32_t cr=0;
    asm volatile("mov %%cr3, %0": "=b"(cr));
    return cr;
}

uint32_t x86_get_cr4()
{
    uint32_t cr;
    asm volatile("mov %%cr4, %0": "=b"(cr));
    return cr;
}
void x86_outb(int port, uint8_t data)
{
    __asm __volatile("outb %0,%w1" : : "a" (data), "d" (port));
}

uint8_t x86_inb(int port)
{
    uint8_t data;
    __asm __volatile("inb %w1,%0" : "=a" (data) : "d" (port));
    return data;
}

void x86_outw(int port, uint16_t data)
{
    __asm __volatile("outw %0,%w1" : : "a" (data), "d" (port));
}

uint16_t x86_inw(int port)
{
    uint16_t data;
    __asm __volatile("inw %w1,%0" : "=a" (data) : "d" (port));
    return data;
}

void x86_outl(int port, uint32_t data)
{
    __asm __volatile("outl %0,%w1" : : "a" (data), "d" (port));
}

uint32_t x86_inl(int port)
{
    uint32_t data;
    __asm __volatile("inl %w1,%0" : "=a" (data) : "d" (port));
    return data;
}


void x86_set_pdbr(uint32_t addr) 
{
    asm volatile("mov %0, %%cr3":: "b"(addr));

}

// enable PT bit in CR0
void x86_paging_enable()
{
    uint32_t cr0=x86_get_cr0();
    cr0 |= 0x80000000; // enable paging 
    asm volatile("mov %0, %%cr0":: "b"(cr0));
}


// disable PT bit in CR0
void x86_paging_disable()
{
    uint32_t cr0=x86_get_cr0();
    cr0 &= ~0x80000000;
    asm volatile("mov %0, %%cr0":: "b"(cr0));
}

void x86_flush_tlb(uint32_t addr)
{
    asm volatile("invlpg (%0)" ::"r" (addr) : "memory");
}

//xchg
volatile uint8_t x86_xchg(volatile uint8_t *addr, uint8_t val)
{   
  uint8_t result;

  // test. because asm does not work !?
  uint8_t oldval=*addr;
  *addr=val;
   return oldval;
    

  
  // The + in "+m" denotes a read-modify-write operand.
  asm volatile("lock xchg %0, %1" :
               "+m" (*addr), "=a" (result) :
               "1" (val) :
               "cc");

 //log(FOOLOS_MODULE_NAME,FOOLOS_LOG_INFO,"xchg val:%d with addr:0x%08X : result: %d",val,addr,result);
//
  return result;
}